{"created":"2024-04-15T00:41:08.402210+00:00","id":2001783,"links":{},"metadata":{"_buckets":{"deposit":"207ac132-c278-440b-90f1-4697706afb98"},"_deposit":{"created_by":2,"id":"2001783","owner":"2","owners":[2],"pid":{"revision_id":0,"type":"depid","value":"2001783"},"status":"published"},"_oai":{"id":"oai:nihon-u.repo.nii.ac.jp:02001783","sets":["1712291514744:1712294184278:1714033190087"]},"author_link":[],"item_10006_alternative_title_1":{"attribute_name":"その他（別言語等）のタイトル","attribute_value_mlt":[{"subitem_alternative_title":"Study on Pulse-type Hardware Chaotic Neuron Model Considering VLSI Mounting and its Application in Neural Networks","subitem_alternative_title_language":"en"}]},"item_10006_date_granted_11":{"attribute_name":"学位授与年月日","attribute_value_mlt":[{"subitem_dategranted":"2021-11-08"}]},"item_10006_degree_grantor_9":{"attribute_name":"学位授与機関","attribute_value_mlt":[{"subitem_degreegrantor":[{"subitem_degreegrantor_language":"ja","subitem_degreegrantor_name":"日本大学"}],"subitem_degreegrantor_identifier":[{"subitem_degreegrantor_identifier_name":"32665","subitem_degreegrantor_identifier_scheme":"kakenhi"}]}]},"item_10006_degree_name_8":{"attribute_name":"学位名","attribute_value_mlt":[{"subitem_degreename":"博士（工学）","subitem_degreename_language":"ja"}]},"item_10006_dissertation_number_12":{"attribute_name":"学位授与番号","attribute_value_mlt":[{"subitem_dissertationnumber":"乙第7357号"}]},"item_10006_identifier_registration":{"attribute_name":"ID登録","attribute_value_mlt":[{"subitem_identifier_reg_text":"10.15006/32665B7357","subitem_identifier_reg_type":"JaLC"}]},"item_10006_version_type_18":{"attribute_name":"出版タイプ","attribute_value_mlt":[{"subitem_version_resource":"http://purl.org/coar/version/c_970fb48d4fbd8a85","subitem_version_type":"VoR"}]},"item_access_right":{"attribute_name":"アクセス権","attribute_value_mlt":[{"subitem_access_right":"open access","subitem_access_right_uri":"http://purl.org/coar/access_right/c_abf2"}]},"item_creator":{"attribute_name":"著者","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"佐々木,芳樹","creatorNameLang":"ja"}]}]},"item_files":{"attribute_name":"ファイル情報","attribute_type":"file","attribute_value_mlt":[{"accessrole":"open_access","filename":"Sasaki-Yoshiki-1.pdf","filesize":[{"value":"256.0 KB"}],"format":"application/pdf","mimetype":"application/pdf","url":{"label":"論文の内容の要旨","objectType":"abstract","url":"https://nihon-u.repo.nii.ac.jp/record/2001783/files/Sasaki-Yoshiki-1.pdf"},"version_id":"8acaf97d-0284-4527-9ce1-4662a571b391"},{"accessrole":"open_access","filename":"Sasaki-Yoshiki-2.pdf","filesize":[{"value":"277.1 KB"}],"format":"application/pdf","mimetype":"application/pdf","url":{"label":"論文審査の結果の要旨","objectType":"other","url":"https://nihon-u.repo.nii.ac.jp/record/2001783/files/Sasaki-Yoshiki-2.pdf"},"version_id":"08cee0b4-2800-4ab1-a6fa-b556b2f394d4"},{"accessrole":"open_access","filename":"Sasaki-Yoshiki-3.pdf","filesize":[{"value":"24.5 MB"}],"format":"application/pdf","mimetype":"application/pdf","url":{"label":"論文","objectType":"fulltext","url":"https://nihon-u.repo.nii.ac.jp/record/2001783/files/Sasaki-Yoshiki-3.pdf"},"version_id":"f22c764b-ea8c-4eca-9411-d57527587104"}]},"item_keyword":{"attribute_name":"キーワード","attribute_value_mlt":[{"subitem_subject":"電子デバイス・集積回路","subitem_subject_language":"ja","subitem_subject_scheme":"Other"},{"subitem_subject":"回路設計・CAD","subitem_subject_language":"ja","subitem_subject_scheme":"Other"},{"subitem_subject":"ブレインマシンインターフェイス","subitem_subject_language":"ja","subitem_subject_scheme":"Other"},{"subitem_subject":"ニューラルネットワーク","subitem_subject_language":"ja","subitem_subject_scheme":"Other"},{"subitem_subject":"パターン認識","subitem_subject_language":"ja","subitem_subject_scheme":"Other"},{"subitem_subject":"Electron device/Integrated circuits","subitem_subject_language":"en","subitem_subject_scheme":"Other"},{"subitem_subject":"Circuit desing/Computer aided circuit design","subitem_subject_language":"en","subitem_subject_scheme":"Other"},{"subitem_subject":"Brain machine interface","subitem_subject_language":"en","subitem_subject_scheme":"Other"},{"subitem_subject":"Neural network","subitem_subject_language":"en","subitem_subject_scheme":"Other"},{"subitem_subject":"Pattern recognition","subitem_subject_language":"en","subitem_subject_scheme":"Other"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"jpn"}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourcetype":"doctoral thesis","resourceuri":"http://purl.org/coar/resource_type/c_db06"}]},"item_title":"VLSI実装を考慮したパルス形ハードウェアカオスニューロンモデルとニューラルネットワークへの応用に関する研究","item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"VLSI実装を考慮したパルス形ハードウェアカオスニューロンモデルとニューラルネットワークへの応用に関する研究","subitem_title_language":"ja"}]},"item_type_id":"40001","owner":"2","path":["1714033190087"],"pubdate":{"attribute_name":"PubDate","attribute_value":"2021-12-09"},"publish_date":"2021-12-09","publish_status":"0","recid":"2001783","relation_version_is_last":true,"title":["VLSI実装を考慮したパルス形ハードウェアカオスニューロンモデルとニューラルネットワークへの応用に関する研究"],"weko_creator_id":"2","weko_shared_id":-1},"updated":"2024-05-30T13:43:54.886777+00:00"}